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Abstract. In the last decade several new technologies have been pro-
posed as possible replacement for MOSFETs; Silicon Nanowires, Mag-
netic Tunnel Junctions, Graphene p-n Junctions are just some of the
most representative examples. Although their intrinsic dierences, they
all share a common key characteristic, i.e., enable the implementation of
logic gates with an expressive power much higher than that of state-of-
art silicon CMOS gates. This may translate into more complex and faster
switching functions that count less devices. The view of new materials
that can serve as technological vehicles for energy ecient circuits and
systems attracted the interested of the whole electronics research com-
munity. Apart from the many technological aspects, the path towards
large-scale integration of emerging devices crosses the need of (i) new
integration strategies that better t the characteristics of the new tech-
nologies and (ii) new computer-aided design (CAD) methodologies able
to cope with the complexity of today's design specs. The availability of
this two elements may open the way for fast design space exploration
and better assessment of new technologies against standard CMOS.
This work focuses on logic synthesis and optimization tools for ultra-low
power pass-gate circuits mapped into emerging technologies, Graphene
and silicon nano-wires. More specically, we describe a novel multi-
function decomposition engine that (i) eciently performs abstract cir-
cuit modeling through a highly-compact data structure called Multi-
Function Pass Diagram (MFPD), (ii) provides an eective multi-gate
synthesis&optimization ow, (iii) allows accurate power/delay estima-
tions. The contents reported in the following sections represent one of
the rst examples of how dedicated algorithms and data-structures can
substantially improve the quality-of-design when moving from CMOS to
emerging technologies.
Simulation run conducted on dierent benchmarks demonstrate that
pass-gate circuits synthesized with the proposed tool are smaller and
shallower, hence less power hungry and faster than circuits obtained
through conventional synthesis methodologies based on standard design
ows. As an additional contribution, the results prove that our solution
is not only applicable to beyond-silicon technologies but also to standard
MOSFETs.
Keywords: Emerging technologies, Graphene, Silicon nano-wires, Pass-
Gate Logic, CAD, Logic Synthesis, Low-Power, Adiabatic Computing
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1 Introduction
1.1 CMOS at the end of the line
The introduction of Metal-Oxide-Semiconductor Field-Eect-Transistors (MOS-
FETs), ocially set in 1947 at Bells Labs as a replacement to vacuum tubes,
represents a milestone in the industry of semiconductors. Since then, and after
60-year long research eorts, Complementary MOS (CMOS) electronic circuits
have become the dominant technology for the entire ICT segment.
The continuous demand for smaller, faster and more power-ecient Inte-
grated Circuits (ICs) have pushed CMOS technology close to its boundary. At
the time being, technology trends are clearly highlighting that a radical shift in
thinking digital hardware design might come soon. Among the many aspects, we
highlight three well known issues that sustain this claim.
{ Non-ideality of the Silicon scaling process: below the 45nm node the
technology scaling process faced several limitations due to (i) the increased
diculty in discretizing transistors on a physical die, a problem related to
the gate-oxide thickness that is slowly approaching a few-atom width [1];
(ii) the miniaturized gate length of MOS transistors and the upsurge of
short-channel eects (SCEs), leakage current in particular, which represent
a serious reliability issue [2]; (iii) as transistors size decreases, power dis-
sipation and process-variation induced reliability issues become critical [3].
These issues impact the fabrication yield of reliable ICs.
{ Nanometric CMOS styles are no longer the most energy-ecient
integration strategy: static CMOS has been taken as a reference style for
mainstream VLSI circuits due to high noise immunity, resilience to supply-
voltage scaling and low leakage currents. However, as the technology scaling
process went below the 90nm mark, some of these characteristics faded out
due to SCEs. This suggests that other logic families that were discarded
in the past, e.g., Dynamic-Logic, Pass-Transistor-Logic [4], may represent a
new way out for low-power ICs.
{ Hitting the power-wall and the dark-silicon problem: achieving ultra-
low power consumptions is becoming a vital feature for consumer electronics,
especially in the context of the Internet-of-Things (IoT) [5] where always-on,
always-connected devices running sensoring applications and data-intensive
computing represent the new mainstream paradigm. Even if many low-
power techniques for CMOS circuits and systems are available today [6],
e.g., Dynamic-Voltage-Frequency Scaling, Power-Gating, Multi-Threshold-
Voltage and Reverse-Body-Biasing, the power consumed by CMOS based
Systems-on-Chips (SoCs) architectures may exceed the power budget. This
implies that an ever larger portion of the silicon die must be kept o (Dark-
Silicon). To address this issue, standard SoC architectures will make space
to less power hungry solutions that implies the use of dedicated accelerators
with embedded memory resources and more energy ecient circuitry.
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For such reasons, soon or late, Silicon, CMOS and standard Von-Neumann
architectures will drop the scepter in favor of emerging technologies, alternative
integration strategies and new architectures. From a technological point of view,
recent works proposed several options such as Ambipolar Silicon-NanoWires [7],
Graphene p-n Junctions [8], Graphene Nanoribbons[9], Magnetic Tunnel Junc-
tions [10] and Domain-Wall Nanowires [11]. Apart from their improved electrical
characteristics, those technologies could enhance switching primitives with new
fascinating properties able to accommodate the specications of alternative com-
puting paradigms.
1.2 Candidates to replace the CMOS technology
The above qualitative analysis suggests that the Silicon/CMOS pair could be
soon replaced by some new material and a more energy ecient integration
strategy. Among the many options we believe ambipolar technologies, such as
Graphene or Silicon-Nanowires, integrated a la pass-gate logic style, a.k.a. pass-
transistor logic (PTL), represent an interesting option. In particular, as it will
be shown later in the text, Graphene-based devices are particularly suited for
pass-gate logic.
The choice of PTL is justied by its high intrinsic eciency, already proven
for silicon technologies. PTL circuits can implement logic functions with a lower
transistor count, smaller parasitic capacitance and hence better performance [12].
Even today's CMOS libraries make use of PTL for some logic gates, e.g., ip-
ops and multiplexers, because of their ecient implementation. Moreover, PTL
circuits oer an opportunity to work \adiabatically", namely, mimicking the
adiabatic (i.e., without energy exchange) charging process [13]. Adiabatic PTL
may nd space with the implementation of dedicated hardware accelerators in
charge of processing \slow" physical-data (e.g., biometric signals) with a very
limited energy budget [5].
The use of PTL and, more precisely, adiabatic PTL, has been already proven
for emerging technologies, such as nanoelectromechanical switches (NEMs), car-
bon nanotubes (CNTs), and graphene p-n junctions. For such devices the PTL
style enables the design of logic circuits with improved energy eciency if com-
pared to CMOS [14,15,16].
1.3 Lack of logic synthesis tools for PTL
It is clear that new hardware schemes, such as PTL, will inevitably ask for
new CAD tools for the logic synthesis of digital blocks. Algorithms and data
structures for the logic synthesis evolved following the growth of semi-custom
CMOS libraries, while synthesis for PTL has been improved only marginally.
This is why, even today, PTL remains underutilized [12]. It's not a coincidence
that most of the previous works do focus on circuits for very specic arithmetic
functions [17,18] or handcrafted basic Boolean logic gates [4,19]. Indeed, when
the target design turns into random logic, standard multi-level synthesis engines
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can't exploit the structural properties of PTL. That brings to sub-optimal im-
plementations that typically require ad-hoc actions at the post-synthesis stage.
This problem is not new to the research community and several solutions
have been introduced in the last years. Most of them, if not all, are closely
related to the concept of Binary Decision Diagrams (BDDs) or some of its vari-
ants [20,12,21]. There are two main reasons behind the use of BDDs. First,
there exists a one-to-one matching between the BDD representation of the logic
function and the nal PTL circuit implementation; this enables the concept of
one-pass logic synthesis [22] where logic optimization and technology mapping
are carried out concurrently on the same data structure thereby saving CPU and
memory usage. Second, BDDs [23] are a very mature data-structure with lots of
available optimization algorithms for redundancy removal and circuit optimiza-
tion.
Despite the eciency of BDDs as data-structure is unquestionable, BDD-
based synthesis tools show many limitations. First, the tree-like structure of
BDDs reects into a deep circuit topology with large depth, and hence large
propagation delays. Second, state-of-the-art decomposition methods for BDDs
construction all operate using a pre-xed variable-order (VO), namely, the order
used for variable expansion is xed during the entire decomposition procedure,
no matter what the logic function is. Since V O aects the vertex-set cardi-
nality of BDDs, a wrong V O might result into dramatic area increase of the
resulting circuit. Third, decomposition methods are constrained to a \single-
function" decomposition. Such a function, here referred as g(X), diers depend-
ing on the type of BDD variant in use, e.g., MUX for standard BDDs [23], XOR
for Biconditional-BDDs [21]. Logic circuits dominated by g(X), e.g., XOR-rich
arithmetic circuits, take advantage of this characteristic, others, like random
logic circuits, may suer from sub-optimal minimization. While the rst two
issues have been addressed in [24] with the introduction of the Pass Diagram
(PD) data-structure and the non-xed V O decomposition, this work elaborates
on the third issue, i.e., how to overcome \single-function" decomposition.
1.4 Contribution of this work
As an extension of the contents proposed in [25], this work gives a comprehensive
description of ecient abstract models and data-structures that are particularly
suited for the synthesis of Multi-Gate Pass Logic (MGPL) circuits mapped with
emerging technologies, Graphene and Silicon-NanoWires in particular, or, alter-
natively, with standard silicon MOSFETs.
An MGPL circuit consists of series connections of two-input pass-gates that
can be turned-ON (OFF) and thus open (close) an electrical path between a
clocked-power (the source) and the main output (the leaf); multiple paths are
connected in parallel making the nal logic circuit. Hence, similar to PTL, the
information is not carried in the form of charges stored in parasitic capacitance,
but rather through the root-to-leaf propagation of the clock-power signal. It is
worth noticing that, dierently from any other existing PTL solutions, MGPL
makes use of pass-gates that embed multiple Boolean operators, like AND, OR,
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NAND, and not just MUX or XOR as in the previous works; the choice of which
operators depends on the technology in use.
We introduce a novel abstraction model, namely, the binary Multi-Function
Pass-Diagram (MFPD), a graph-based representation for k-ary Boolean func-
tions. An MFPD is a polarized, acyclic directed graph made up of N root-to-leaf
logical paths. Each path is composed of an arbitrary number of two-input nodes
connected in series, where each node represents a binary connective between
two, out of k, primary input variables and can assume either a TRUE logical
value, e.g., closed switch, or a FALSE logical value, namely an open switch. Un-
der a specic input pattern, logical paths can be activated (all nodes are closed
switches) in mutual exclusion (1 path out of N) and thus create a gateway from
the root to the leaf. In such case, the equivalent logic function represented by the
MFPD is evaluated as TRUE; on the contrary, when no active paths do exist,
the logic function is said to be evaluated as FALSE. This structure matches the
topology of a Multi-Gate Pass-Logic circuit.
The construction of a binary MFPD encompasses two major steps: multi-
function decomposition using a set of basic Boolean operators, e.g., AND, OR,
XOR and their complement; and redundancy removal through iterative reduc-
tion rules. Those phases have been integrated into an automatic synthesis and
optimization tool namedKanon. Moving from single- to multi-function decompo-
sition can be conceptually seen as the shift from two-level to multi-level synthesis
carried out for CMOS circuits.
We apply our tool Kanon to a sub-set of generic benchmarks mapped onto
three dierent technologies, i.e., Silicon MOS transistors, Ambipolar Silicon
Nanowires and Graphene p-n junctions. The use of generic benchmarks avoids
biased results due to the presence of circuits dominated by a specic function,
the use of dierent technologies demonstrates that the proposed solution well
ts both silicon and beyond-silicon technologies. The obtained MGPL circuits
are then compared against standard PTL circuits synthesized using state-of-art
BDD-based tools. The collected results validate the functionality of the proposed
MFPD model and the related multi-function decomposition, whilst simulations
using SPICE models quantify the energy eciency of MGPL circuits.
2 Multi-Gate Pass Logic
A rst example of pass-logic circuit for emerging devices has been recently pro-
posed in [26] in the form of Pass-XNOR Logic (PXL) network using graphene
p-n junctions. A PXL circuit consists of a network of Pass-XNOR Gates (PXGs);
PXGs connected in series form a logic path, while logic paths connected in par-
allel connect the root of the circuit (fed by a clock-power signal) to the leaf (the
main output). The clock-power signal works as an evaluation signal that eventu-
ally reaches the output when at least one parallel logic path is ON; in this case
the logic function is evaluated as TRUE, i.e., 1-logic. When none of the parallel
logic paths is ON, the propagation of the clocked-power signal is inhibited and
the logic function is evaluated as 0-logic.
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Fig. 1. MGLP circuit example, where f = (x1:_x2) ^ [(x3:_1) _ ((x3:_x4) ^
(x4:_1))] _ (x3:_x5)
A logic path is ON i all its series connected PXGs are ON simultaneously.
The PXGs can be seen as logic primitives whom electrical behavior resembles a
CMOS transmission gate with an embedded XNOR Boolean functionality. More
specically, each PXG is electrostatically controlled through primary input logic
signals that tune the equivalent resistance of the PXG itself; a PXG fed by logic
signals having same polarity shows a low-resistance, the ON state, whereas logic
signals with opposite polarity lead the PXG to high-impedance, the OFF state.
As a further step to achieve a higher level generalization of the Pass-XNOR
Logic (PXL) style, [25] introduces the concept ofMulti-Gate Pass Logic (MGPL).
The physical primitives of an MGPL network are generic pass-gates (PGs), that,
from a functional point of view, can be seen as function-controlled switches. Sim-
ilar to PXGs, they consist of two logic-terminals fed by the input logic signals (x
and y in Figure 1-(b)), and two transmission terminals, one playing as the source
of an evaluation signal and the other as the collector (S and D in Figure 1-(b)).
The control function is a two-input Boolean operator g(x; y) between the x and
y logic inputs; when g(x; y) = 1 the PG is ON (low-resistance), Figure 1-(b),
when g(x; y) = 0 the PG is turned OFF (high-impedance), Figure 1-(c). PGs
with dierent control functions can be designed depending on the technology
in use; the example in Figure 1 is for a NAND-PG, i.e., g(x; y) = x:_y. No-
tice that an MGPL circuit can contain PGs with dierent embedded functions.
Similar to PXL, an MGPL (Figure 1-(d)) consists of logic paths connected in
parallel between a clocked-power supply (the root) and the main output (the
leaf). Each path consists of a cascade of independent PGs driven by primary
inputs. When activated (all PGs turned-ON), a logic path creates a low-resistive
gateway through which the clocked-power signal can ow from the root to the
leaf. Under this condition the circuit's output is evaluated as 1-logic. Logic paths
are in mutual exclusion by construction, that is, for a given input pattern one
and only one path can be eventually activated. When there are no activated
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paths the circuit's output is evaluated as 0-logic. An MGPL circuit can be mod-
eled using a new dedicated abstract model, the Multi-Function Pass-Diagram
(MFPD), Figure 1-(a), described in the next section.
As for other dynamic logic families, the logical computation of MGPL circuits
consists of two distinct phases: the conguration phase and the evaluation phase.
During the former, primary logic inputs, i.e., the literals composing the logic
function, are fed to the logic inputs of the pass-gates. At the end of this phase
the doping prole of each and every device is xed and the resistive paths of
the network are set up. In the evaluation phase the clocked power signal is pre-
charged and propagated through the network. A pulse detected on an output leaf
evaluates the implemented function as TRUE; in this regard, a Sense Amplier
can be used for each output cone in order to quickly identify the 1-logic and
reshape the clock-supply signal [27].
It is worth emphasizing that although the MGPL resembles the PTL struc-
ture, the dierence is substantial. In PTL circuits, transistors are used as
switches that deviate the current ow to dierent paths; on the contrary PGs
are used as switches to open/close a logic path. This is reected by the model
used to represent the circuit. Indeed, BDDs are not the most intuitive repre-
sentation as PG gates do not implement any deviation of the signal. Second,
while in PTL an output is always connected to a static power supply terminal,
Vdd if '1' or Gnd if '0', output evaluation in MGPL logic is dynamic: current
is owing if '1', not owing if '0'. Alternatively, one can see MGPL circuits as
a half way between CMOS and PTL. As in CMOS series/parallel connections
between gates are available, as in PTL, information is carried out by means of
root-to-leaf current ow.
2.1 Pass-Gate Devices
New logic primitives introduced by emerging technologies represent a perfect t
to the structure of PGs. Figure 2 pictorially describes some of them. In particular,
Figure 2-(a) shows four PG embodiments using Ambipolar Silicon-NanoWires
(SiNW) [28]. The rst two (left) are composed of a single SiNW transistor and
implement the AND and NOR logic gates. The remaining two (center and right)
consist of a pair Si-NW transistors and implement the XNOR or XOR logic
gates.
Figure 2-(b) shows two possible pass-gates using standard MOSFET
transmission-gates. The rst one (left) implements the AND, whereas the sec-
ond one (right) implements the NOR. Since both congurations require four
MOSFETs, silicon devices have less expressive power when compared to SiNWs.
Finally, Figure 2-(c) shows pass-gates mapped on graphene p-n junctions [29].
A graphene p-n junction consists of two metal back-gates (blue and green tri-
angles) driven by logic signals (x and y). Logic signals with same polarity turn
the junction ON. The rst PG (top left) implements the NOR gate; the outer
input connections x and y are both compared to a logical-0 reference. It works
as follows: when both x and y are set to 0-logic, the input evaluation signal (red
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Fig. 2. Possible PGs for dierent logic primitives.
ramp) is allowed to propagate; in all the remaining cases at least one p-n junc-
tion is OFF and the evaluation signal is stopped. Similarly, the second pass-gate
(bottom left) implements the AND; the evaluation signal propagates i both
x and y are fed wit 1-logic. Notice that for NOR and NAND SiNWs need less
devices (1 vs. 2). The last two pass-gates (top and bottom right) implement
the the XNOR and XOR gates. In this case graphene shows higher expressive
power than SiNW. It is therefore clear how dierent technologies can be better
exploited using dierent logic primitives.
2.2 Delay and Power Modeling of MGPL circuits
The total delay Dp of an MGLP logic circuit can be estimated as the sum of
delays due to the conguration phase Dconf and the evaluation phase Deval, as
described in (1), where Dconf is the time primary logic inputs take to charge
Dp = Dconf +Deval (1)
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the parasitic capacitances at the back-gates, whereas Deval is the propagation
delay of the input pulse through the front resistive paths of the network.
The amount of power consumed during the conguration phase Pc is due
to charging/discharging of the input gate capacitance of the PGs. For a circuit
made up N gates, an approximate, yet accurate model borrowed from CMOS
is reported in (2), with PPGi as the power consumed from the i-th PG, Vdd as
the supply voltage, f the operating frequency, Ci the input capacitance of the
i-th PG, and ESWi;j representing the probability that the input signal makes a
transition.
Pc =
NX
i
PPGi =
NX
i
2X
j=1
0:5V 2dd  f  Cin  Eswi;j (2)
During the evaluation phase, once primary inputs have settled and PGs have
been turned-ON or OFF, the circuit simply reduces to an equivalent resistor Req,
i.e., the sum of the ON resistances RON of the PGs belonging to the ON-path, in
series with the output load capacitance Cl. The average power consumed Pe can
be therefore obtained as described in (3), where trf is rise/fall output transition
time, and iCl(t) is the current charging Cl. Notice that Pe is consumed i the
output is TRUE, while it is almost zero otherwise.
Pe =
1
trf
Z trf
0
Reqi
2
Cl
(t)dt =
ReqC
2
l
t2rf
V 2dd (3)
Moreover, for values of Trf large enough, the evaluation phase completes at
zero-power, namely, adiabatically.
3 Building MFPDs
3.1 Multi-Function Decomposition
The decomposition of a logic function through the primitives made available
by the technology in use represent a fundamental step of any logic synthesis
algorithm. Since most techniques leverage multi-level logic representations, in
this section we illustrate an ad-hoc decomposition that is ne-tuned for pass-
gates logic. Such decomposition, named multi-function decomposition, relies on
the basic assumption that any Boolean equation given in the form of sum-of-
products (SOPs), or product-of-sums (POSs), can be decomposed by means of a
user-dened set of logic connectives G = fg : B2 ! Bg. Let us assume a function
f(S) with support-set S = fx1; x2; x3g described with the following SOP:
f(S) = (x1 ^ :x4) _ (:x1 ^ :x2 ^ x3) _ (x1 ^ x2 ^ x3) (4)
By resorting to the distributive property and the identity rule, it is possible
to expand the function f(S) as a sequence of cubes, having cardinality of two
literals:
f(S) = (x1 ^ :x4) _ (:x1 ^ :x2)
^ (x3 ^ 1) _ (x1 ^ x2) ^ (x3 ^ 1)
(5)
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Each product can then be rewritten using the Boolean connectives g 2 G by
means of duality. For instance, let us assume the availability of two connectives
G = ffx : _ yg; fx : ygg, where the rst one, the NOR (:_ symbol), has
higher priority, i.e., is processed rst. This means that the function f(S) could
be NOR-decomposed as shown in (6).
f(S) = (:x1:_x4) _ (x1:_x2) ^ (:x3:_:x3)
_ (:x1:_:x2) ^ (:x3:_:x3)
(6)
Such reformulation reveals that (:x3:_:x3) is a common term, that can be
factorized as reported in (7).
f(S) = (:x1:_:x4)
_ (:x3:_:x3) ^ [(x1:_x2) _ (:x1:_:x2)]
(7)
At this point, the second operator in G, the XNOR (: symbol), could be applied
on (7) in order to further reduce the number of literals in (5). Indeed, the term
(x1:_x2) _ (:x1:_:x2) can be represented as the XNOR between x1 and x2.
We refer to this operation as Boolean substitution. Eventually, the nal result
of the multi-function decomposition, the original function (4) is decomposed as
described in (8).
f(S) = (:x1:_x4) _ (x1:x2) ^ (:x3:_:x3) (8)
Similarly, it is possible to assume a library of logic connectives described as
G = ffx: ^ yg; fx:ygg, where the symbol :^ denotes the NAND operator.
In this case, the same Boolean function described in (4) is NAND-decomposed
as described in (9), and thus optimized by means of the XNOR connective, as
reported in (10).
f(S) = (:x1:^:x4) _ :(:x1:^:x2)
^ (:x3:^x3) _ (:x1:^x2) ^ (:x3:^x3)
(9)
f(S) = (:x1:^:x4) _ (x1:x2) ^ (:x3:^x3) (10)
It is easy to check the Boolean equivalence between (8), (10) and the original
function (4); in terms of savings, both (8) and (10) show 25% literal savings.
As far as the eciency is concerned, the proposed multi-function decompo-
sition is closely related to (i) the set of Boolean operators and (ii) their priority
ordering in G. Although several options do exist, we resort to a technology-
instructed strategy, namely, available operators in G are sorted, from highest to
lowest, in terms of their expressive power (EP), which describes the ratio be-
tween the complexity of the logic operator and the number of devices needed to
implement the corresponding logic gate. This guarantees the high exibility and
orthogonality of our tool onto dierent technologies.
As will be shown later in the text, dierent primitives are used during dier-
ent stages of the multi-function decomposition. For the sake of clarity we dene
the rst operator in G, the one with the highest EP, as the primary primitive,
the remaining ones as the secondary primitives.
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Fig. 3. MFPD of function of Equation (6) before optimization (a), after merging of
common sub-graphs (b), and after Boolean substitution (c).
3.2 Multi-Function Pass Diagrams (MFPDs)
The synthesis of MGPL circuits needs an abstract model for reasoning and op-
timization. We introduce the MFPD, a simple, yet ecient abstract model for
one-pass synthesis of MGPL circuits.
Given a generic multi-input/single-output Boolean function f with support-
set S = fx1; :::; xNg, its MFPD (Figure 3) representation is a polarized, directed
acyclic graph dened as G = ( [ V [  [ A). The set of internal nodes v 2 V
are labeled as g(x; y), with g 2 G a two-input primitive Boolean connective and
x; y 2 S. Each internal node v has one outgoing edge a 2 A representing the
logical conjunction (AND) with the successor node. The terminal node with
indegree 0 represents the root of the MFPD, where the function starts to be
evaluated; the terminal node with outdegree 0 is the leaf of the MFPD, the
output of the function f . Multiple output functions are represented by many
MFPDs as the number of outputs. As an example, Figure 3-(a) shows the MFPD
structure for the function (6) with g0 = (xi: _ xj) and g1 = (xi:xj).
The main strengths of an MFPD are three. First, they guarantee the capa-
bility of supporting multi-function decomposition. This degree of freedom comes
at the cost of canonicity, that is, MFPDs do not have an unique representa-
tion of Boolean formulae. However, relaxing the canonicity constraint is a well-
accepted concept in the EDA community; indeed, And-Inverter Graphs (AIGs)
integrated into commercial multi-level logic synthesis tools are non-canonical
representations, but nonetheless they are likely used because more compact and
manageable. Second, a MFPD has a 1-to-1 mapping to the nal circuit imple-
mentation, that is, each internal node is implemented by a single logic primitive
in the resulting network (please refer to Figure1-(a)). This makes the MFPD a
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universal model for both the optimization stage and the technology mapping,
a key aspect for one-pass logic synthesis [22]. Third, but not for importance,
MFPDs may serve as model for MGPL circuits mapped using dierent emerg-
ing devices. As an example, Figure 4 depicts a generic MFPD internal node,
with f = x:y, and its implementation using Graphene p-n junctions, Silicon-
NanoWires, Magnetic Tunnel Junctions and Memristors. Thus, the proposed
MFPD model and its synthesis methodology can be seen as orthogonal tools for
the assessment of a wide range of emerging technologies.
4 Algorithms
4.1 Building MFPD
Algorithm 1 describes the pseudo-code of the Build routine we implemented for
multi-function decomposition and MFPD construction.
The main input parameters are (i) a tabular description T of the Boolean
function and (ii) the primary connective (the rst operator in the list of primi-
tives G). Table T can be a non-minimized implicant table ( i.e., not prime) and
can be obtained through any Verilog compiler, e.g., ABC [30]. We refer to T as
the PLA table. As an example, Table 1 shows the PLA table for the Boolean
function (5), where the character '-' identies a dont'care.
Table 1. PLA table of function (5)
x1 x2 x3 x4 f
1 - - 0 1
0 0 1 - 1
1 1 1 - 1
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Algorithm 1: MFPD build
Input: PLA Table T , Primary connective g0 2 G
Output: Multi-Function PD MFPD
1 MFPD = ;
2 foreach row R 2 T do
3 CUBESR = ;
4 DontCareSet = DetermineDCS(R)
5 foreach primary input PI 2 R do
6 if PI =2 DontCareSet then
7 CUBESR:append(PI)
8 end
9 end
10 foreach vi;k 2 CUBESR do
11 NewNode SetPolarity(vi;k; g)
12 PTR:append(NewNode)
13 end
14 MFPD:append(PTR)
15 end
The MFPD is generated branch-wise, that is, for each row of the PLA table,
i.e., for each product term of the function, nodes are appended in series by
iterating the following sequence of operations:
Cube sequence generation (line 3-9) { variables not belonging to the don't-
care set are included in the cube list CUBESR in order of appearance; those
belonging to the dont-care set are dropped. For odd sequences, the last vari-
able is paired with '1' logic so as to maintain Boolean equivalence. For in-
stance, considering Table 1, for the rst row CUBES1 = f(x1;:x4)g, for the
second row CUBES2 = f(:x1;:x2); (x3; 1)g, for the third row CUBES3 =
f(x1; x2); (x3; 1)g.
Node generation (line 10-14) { for each pair of cubes stored in CUBESR, the
polarity of the variables are xed according to the primary Boolean connective
g and the resulting nodes are appended on the current branch. Let us consider
CUBES2 which contains two cubes, (:x1;:x2) and (x3; 1); with g the NOR
operator (like the example in Section 3.1), variables are complemented (by De-
Morgan) as (x1; x2) and (:x3;:x3) respectively.
Given a table T with N implicants andM literals, the proposed build routine
has a complexity of O(N M).
4.2 Optimization
Algorithm 2 describes the pseudo-code of the optimization stage for redundancy
removal. It implements two dierent optimization techniques: (i) node elimina-
tion by Boolean substitution; (ii) merging of isomorphic sub-graphs. While the
latter is reminiscent of standard reduction rules from BDDs [23], the former one
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Algorithm 2: MFPD optimization algorithm
Input: MFPD, Secondary connectives G = (g1; : : : gm) 2 G
Output: Optimized Multi-Function PD OMFPD
1 OMFPD = ;
2 foreach path P 2MFPD do
3 CM  ;
4 CE  ;
5 foreach path Q 2MFPD, with Q 6= P do
6 if SameSupport(P , Q) then
7 if CheckBoolSub(P , Q, G) then
8 CE .append(Q, gk 2 G)
9 end
10 else
11 if SharedNodes(P , Q) then
12 CM .append(Q)
13 end
14 end
15 end
16 if jCE j > 0 then
17 M  ApplyBoolSub(P , CE , G)
18 else if jCM j > 0 then
19 M  MergeIsomorphic(P;CM )
20 OMFPD.append(M)
21 end
is an ad-hoc strategy for MFPDs. Its purpose is to nd suitable equivalent logic
connectives, among the list of secondary connectives in G, that can be even-
tually substituted in order to enable node elimination and reduce the MFPD
cardinality; as illustrated in the examples of Section 3.1. Please note that sec-
ondary connectives are selected with a greedy approach, that is, the rst one
that satises the Boolean equivalence is instantiated in the network.
Input parameters of Algorithm 2 are the MFPD obtained through theMFPD
Build routine, and the list of secondary connectives G 2 G.
Candidate selection (line 3-15) { Each root-to-leaf path P of the MFPD is
compared with any other path Q (P 6= Q). If (line 6) P and Q share the same
support set (i.e., nodes in P and Q are driven by the same literals) the algorithm
checks (line 7) whether it is possible to perform a Boolean substitution, namely,
it checks whether some of the operators associated with the nodes in Q can be
substituted with some other operator gk 2 G s.t. Boolean equivalence is satised.
If so, P and Q share a common node expressed by means of gk, that allows to
merge P and Q in a single path. Therefore, Q is stored in the candidates list
CE together with the connective gk that enables its elimination. If P and Q do
not have common support set (line 10), the algorithm checks whether a path
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Q shares at least one node with P ; if so, Q is a potential candidate for node
merging and it is temporarily stored in the list of candidates CM .
Merge and Eliminate (line 16-20) { once candidates have been selected, the
algorithm rst evaluates whether there exists at least one candidate for node
elimination by Boolean substitution (jCE j > 0). If so, the common node between
P and CE is replaced with the new connective gk, and redundant paths in
CE are removed (ApplyBoolSub function). If not and the list CM is not empty,
then common nodes between CM and P are evaluated for merging through the
MergeIsomorphic function.
Figure 3-(b) and 3-(c) show the results of the optimization procedures de-
scribed above applied on the MFPD obtained through the build function (Fig-
ure 3-(a)).
Since Boolean elimination guarantees higher benets in terms of node count
and circuit complexity, e.g., it reduces the number of common branches due
to merge operations, this characteristic is exploited rst during the last phase
of the optimization process with the MergeAndRemap function. Otherwise,
common nodes between the CANDIDATESM list and P are merged by means
of the MergeMaxSharing function. The nal result is then appended in the
optimized MFPD structure OMFPD. Applying this procedure to the MFPD
depicted in Figure 3-a allows us to achieve a more compact representation of the
same function by means of only three logical nodes/operations, as depicted in
Figure 3-b.
Concerning complexity, since each path P is compared with any other path
Q, the total number of loops is N (N 1)2 , with N the number of paths in the
starting MFPD. The complexity of the optimization routine is O(N2). Notice
that all other sub-routines have a O(1) complexity (operations are completed
in constant time) except for functions SameSupport and SharedNodes which
show a complexity of O(M), with M the number of nodes in the path Q.
5 Simulation Results
Experimental results reported in this section provide a fair comparison of MFPDs
and the resulting MGPL circuits mapped onto dierent technologies against
state-of-the-art data-structures and PTL circuits. The goal is to demonstrate
that:
1. MFPDs optimized with the eduction rules described in Section 3 give sub-
stantial savings.
2. MFPDs represent the most compact solution for the representation of switch-
ing functions implemented through the MGPL style; metrics adopted are
expressive power, namely the number of nodes and depth, i.e., nodes count
along the longest path.
3. MFPDs are a true technology-independent abstract model, namely, the way
they model a Boolean function can be orthogonally applied to any kind of
technology and, most importantly, whatever the logic primitives are.
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4. MGPL circuits obtained through MFPDs might become the vehicle for ultra-
low power computing using emerging technologies, graphene in particular;
in this regard, we show that the MGPL style allows large gains w.r.t. PTL
and, most importantly, it is well suited for ultra-low power digital circuits.
We set up ve dierent synthesis ows, the rst four are for pass-gate logic
circuits, the target of this work, the fth one is for standard cells-based circuits.
{ MFPDs (the solution proposed in this work): circuits described using the
PLA format [30] are processed with our tool Kanon for multi-function
decomposition using the connective set G = ffx: _ yg; fx:yg; fx  ygg.
It is worth to notice that even though more Boolean operators can be used,
here we force our tool working in worst-case conditions where only three
primitives are allowed. Resulting MFPDs are then mapped onto MGPL
circuits using dierent technologies.
{ PDs (introduced in [24]): circuits described using the PLA format [30] are
processed leveraging Gemini, a single-function XNOR decomposition tool;
resulting PDs are mapped onto PXL circuits using dierent technologies.
{ Biconditional-BDDs (described in [21]): circuits are rst synthesized
using a standard multi-level synthesis tool and then translated into BDDDs
using single-function XOR decomposition scheme; the resulting BBDDs
are mapped onto a tree-based PTL-like structure using dierent technologies.
{ BDDs: circuits are processed with a C program that leverage the CUDD
package [23]; BDD structures, obtained with a single-function MUX-based
decomposition, are mapped on PTL-like circuit using dierent technologies.
{ AIGs: obtained with the ABC synthesis tool [30], the AIGs are mapped on a
CMOS library containing only AND and INV gates; it is worth emphasizing
that AIGs cannot be directly used for pass-gates logic circuit, however, they
serve as a reference point to better evaluate MFPDs.
The experiments were run on a set of open-source benchmarks from the
LGSynth91 suite [31], and accurate SPICE simulations were used for the char-
acterization of the obtained netlists. Please note that the size of such benchmarks
is comparable to that of those used in other synthesis-related works, e.g., [21].
Without loss of generality, only combinational logic cones have been considered
for synthesis, i.e., in-to-out and register-to-register logic cones.
5.1 Eciency of reduction rules during MFPD optimization
Table 2 gives a brief description of the adopted benchmarks and an overview of
the eciency of the algorithms proposed in this work. Columns PI, PO and I
represent the total number of primary inputs, primary outputs and implicants of
each benchmark. Under the label Number of nodes, column w/o opt refers
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Table 2. MFPD reduction rule eciency.
PI PO I
Number of nodes
w/o opt w/ opt Savings %
sao2 10 4 58 229 152 33.62
o64 130 1 65 65 65 -
5xp1 7 10 75 161 111 31.06
c8 28 18 79 156 108 30.77
duke2 22 29 87 401 287 28.43
apex1 45 45 206 921 677 26.49
misex1 8 7 32 67 31 53.73
misex2 25 18 29 101 75 25.74
b12 15 9 431 1007 579 42.50
k2 45 45 936 3791 2103 44.53
bigkey 486 421 6151 19054 10771 43.47
s13207.1 700 790 10987 53868 33005 38.73
Total 79821 47964 Avg. 39.91
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Fig. 5. Binary MFPDs eciency w.r.t. PDs, BDDs, BBDDs and AIGs. Average num-
ber of nodes (left), average depth (right).
to MFPDs after the build process, whereas column w/ opt refers to MFPDs
after optimization; column Savings reports optimization gain;
As the table suggests, the proposed reduction rules allow about 40% of sav-
ings on average. Noticeably, large savings have been recorded for all the bench-
marks, except for o64. For this case we observed the PLA table is a diagonal
matrix of '1s' which prevents MFPD optimization.
5.2 Compactness of the MFPD model and execution time
Figure 5 depicts the obtained synthesis results averaged over all the benchmarks
described in Table 2. The plot suggests that MFPDs outperform BBDDs, which
are 35.39x larger, BDDs (15.51x larger) and PDs (2.1x larger); only AIGs are
more compact (0.63x). Indeed, AIGs leverage two key options available in multi-
level optimization, namely the possibility of reusing cascades of common sub-
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Fig. 6. Average device count after synthesis and mapping. Graphene (left), Ambipolar
Si-NWs (center), MOSFET PTL (right).
expressions and local don't-care conditions, a technique that is not applicable to
pass-gates logic styles.
However, an important aspect concerns the depth of the data-structures. In
this case MFPDs are the most ecient solution since BBDDs (21.12x deeper),
BDDs (20.33x deeper) and PDs (1.83x deeper) show an higher number of devices
on the longest path. AIGs do the same as they return circuit topologies 3.83x
deeper. Therefore, MFPDs are well suited for pass-gates logic circuits, where
smaller depth translates into shorter delays and smaller voltage noise.
Such huge savings achieved are the consequence of the ecient multi-function
decomposition, in particular: (i) the availability of more Boolean operators w.r.t.
BDDs, BBDDs and PDs, (ii) the fact that inputs variables belonging to the
dont-care set are dropped during decomposition (please refer to Algorithm 1),
(iii) the regularity of the implication table that allows large minimization (see
Algorithm 2).
From a complexity viewpoint, the barchart in Fig. 6 reports the average CPU
execution time of the Kanon tool compared to the BBDD package. It turns out
that MFPD synthesis is, on the average, 38x faster w.r.t. the procedures used
for BBDDs. As a representative example, for the largest benchmark (s13207.1)
the MFPD is built and optimized in 7.08s, whereas the equivalent BBDD takes
241.9s. This is due to the lower computational workloads of MFPD algorithms
which do not require the reconstruction of the network graph during optimiza-
tion.
5.3 Many technologies, one synthesis methodology
To demonstrate the \orthogonality" of both the MFPD model and the MGPL
style over dierent technologies, we mapped the benchmarks under analysis using
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Fig. 7. Average device count after synthesis and mapping. Graphene (left), Ambipolar
Si-NWs (center), MOSFET PTL (right).
three dierent devices: graphene p-n junctions (Graphene), Ambipolar Silicon
NanoWires (Si-NWs) Pass-Transistors (Si-NW PT), and traditional MOSFET-
based Pass-Transistors (Si-MOS PT). As described in Section 2.1, each of these
technologies has dierent "optimal" primitives, namely the ones with the highest
expressive power. Hence, tools that can seamlessly use dierent logic primitives
may represent a genuine solution for the evaluation and comparison of dierent
emerging technologies.
Figure 7 summarizes the post-synthesis results obtained using our tool. Since
MFPDs are a superclass of Pass Diagrams, we only provide comparison against
BBDD-based synthesis. BBDDs represent the most recent solution proposed for
emerging technologies [21] and their superiority w.r.t. other solutions have been
already demonstrated. Notice that MFPDs nodes can be mapped with NOR,
XOR and XNOR, while BBDDs only allow XOR mapping. Each of this pass-
gates count dierent devices according to the adopted technology (Fig. 7). As
a result of the multi-function decomposition, circuits synthesized using MFPDs
are several orders of magnitude smaller in size; this translates into more area
and more power ecient MGPL circuits.
5.4 Power and Performance eciency of MGPL circuits
The extremely compact structure of MGPL circuits allows very high
power/energy reduction. While this is an intuitive conclusion, here we underline
the energy eciency of the MGPL style for emerging technologies, Graphene
in particular. Figure 8 provides a technological comparison between Graphene-
based MGPL circuits and Silicon-MOS PTL circuits. The plot shows the power-
delay product (PDP) averaged over all the benchmarks as function of the tran-
sition time Tr of the input signals. The plot highlights the \adiabatic" nature of
both implementations, i.e., PDP reduces as Tr increases. For a Tr that ranges
from 1 to 1000 ps (3 orders of magnitude), the PDP of graphene reduces by more
than 5 orders of magnitude, whereas that of silicon reduces only by 3 orders of
magnitude. However, and this is the most important aspect, graphene circuits
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are more energy ecient, not just in terms of absolute numbers, a result due to
the intrinsic characteristics of the material [24]), but also in terms of \scalabil-
ity". This concept is further explained in Fig.9 that correlates dynamic power
consumption over transition time. As the plot suggests, for Tr = 1ps, namely
outside the adiabatic region, PTL circuits are more power ecient, but as Tr
increases, the adiabatic nature of the MGPL circuits shows reaching a power con-
sumption that is about 2 order of magnitude lower that the PTL counterpart
(best case at Tr = 1ns).
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6 Conclusions
In this work we introduced a novel abstract representation for Boolean switching
functions: the MFPD. Such a new data-structure, obtained with a multi-function
logic decomposition, allows the implementation of compact MGPL circuits that
well t the characteristics of new emerging devices.
Results obtained with our tool Kanon demonstrate that MGPL circuits show
superior characteristics w.r.t. state-of-art solutions, in particular (i) larger area
eciency (almost 15.51x better than PTL circuits obtained with BDDs) and
(ii) shallower logic paths (77% w.r.t. CMOS circuits obtained with AIG-based
multi-level synthesis).
These achievements demonstrate that there is a huge margin of improvement
when moving to new technologies and that solutions universally recognized as
a de facto standard for CMOS may fail when considering devices with dierent
characteristics.
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